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Abstract
In this chapter, we present a finite element method (FEM)-based numerical
device simulation of low-voltage DNTT-based organic thin film transistor (OTFT)
by considering field-dependent mobility model and double-peak Gaussian density
of states model. Device simulation model is able to reproduce output characteristics
in linear and saturation region and transfer characteristics below and above
threshold region. We also demonstrate an approach for compact modeling and
compact model parameter extraction of organic thin film transistors (OTFTs) using
universal organic TFT (UOTFT) model by comparing the compact modeling results
with the experimental results. Results obtained from technology computer-aided
design (TCAD) simulation and compact modeling are compared and contrasted
with experimental results. Further we present simulations of voltage transfer
characteristic (VTC) plot of polymer P-channel thin film transistor (PTFT)-based
inverter to assess the compact model against simple logic circuit simulation using
SmartSpice and Gateway.
Keywords: OTFTs, numerical simulation, compact modeling, flexible electronics
1. Introduction
The interest in organic thin film transistors (OTFTs) has increased significantly
in the past few years and has been proven for various applications such as flexible
low-cost displays [1], organic memory [2], key components of RFID [3] tags, low-
end electronic products, and polymer circuits and sensors [4]. Flexible electronics is
a new technology that builds electronic circuits by depositing electronic products on
flexible substrates like plastics, paper, and even cloth. Compared with inorganic
electronics, organic or flexible electronics have the various following advantages.
First, it can be manufactured at a very low cost at low temperatures. Second, it is
thin, lightweight, foldable, and bendable and has a strong light absorption, no
crushing, mechanical flexibility, low energy consumption, and high emission effi-
ciency. Third, the cost is lower due to cheaper materials and lower-cost deposition
processes [5], and it is also used for large area applications. Actually a stack of
organic semiconductors (OSC) and low-temperature polymer gate dielectrics and
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the rapid annealing process are suitable with high-throughput, low-cost printing
manufacturing [6]. Researchers replaced semiconductors with organic materials
such as DNTT [7], poly(3-octylthiophene) (P3OT), poly(3-hexylthiophene)
(P3HT), and poly(3-alkylthiophene) layers, and dielectric layers are used to create
complete flexibility. A bigger challenge is to enhance the real performance of organic
devices so as to expand their usage in real-time commercial applications [8]. To
enhance the speed of the device, a very great deal of the research efforts has been
dedicated to increasing the mobility of organic materials by improving the deposition
conditions [9]. In addition to mobility, other methods of improving OTFT perfor-
mance include scaling the length of channel and changing the active layer thickness.
The OTFT is usually fabricated in an inverted structure with gate at the bottom, and
source and drain will be at the top. Gundlach et al. [10] show that the bottom contact
structure has a strong dependence on the contact barrier and due to the different
nature of the interface between the channel and the insulator, the device exhibits
different electrical properties [11]. Recently, for p-type OSCs, very high mobility
values of several tens of cm2 V1 s1 have been reported for polymers and small
molecules indicating that OSC has great potential for improved performance through
chemical structures and process optimization [12]. In addition to performance, deep
understanding of instability issues of OTFTs and finding stable and reliable solutions
for OTFT is therefore very important [13]. Since the systematic cost of experimental
investigation is very high and it requires a lot of time also, technology computer-
aided design (TCAD) simulation of semiconductor devices is becoming very impor-
tant for investigating the design and electrical characteristics of the device prior to
fabrication of the device. Organic semiconductor technology has emerged in the past
20 years. Depending on the model, these devices have been developed and studied
over the past decade. Compared to the silicon industry, for which public model is
clearly defined and commonly used to provide designers with a relatively good
description of the process, organic transistors still lack to have complete device
models that can fully describe their electrical characteristics. Therefore TCAD
simulation and compact modeling of organic transistors become very important.
In this chapter we present 2D device simulation of low-voltage DNTT-based
OTFT using Silvaco’s ATLAS 2D simulator which uses Poisson semiconductor
device equation [14–22] continuity equation for charge carriers, drift diffusion
transport model, and density of defect states model for simulation electrical char-
acteristics of the device. Silvaco’s UTMOST IV model parameter extraction software
is used to get compact model parameters using UOTFT model [23]. Also TCAD
simulation results and compact modeling results were compared and contrasted
with the experimentally measured results of the device. Compact model has been
applied for logic circuit simulation, and voltage transfer characteristics of PTFT-
based inverter circuit have been simulated using the compact model parameters
extracted from UOTFT model. This chapter contains five sections. This section
introduces the content of the paper. The device structure and simulation are
described in Section 2. The compact modeling, model verification, and parameter
extraction are explained in Section 3. The results and discussion are explained in
Section 4. Finally, conclusions drawn are given in Section 5.
2. Simulation
2.1 Device structure and finite element-based numerical simulation
The OTFT is designed on the bottom-gate top-contact of a flexible PEN sub-
strate. A gate dielectric composed of a 3.6-nm-thick aluminum oxide layer and a
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1.7-nm-thick n-tetradecylphosphonic acid self-assembled monolayer (SAM) was
used [24]. Next, an organic semiconductor layer having a thickness of 11 nm was
placed on the AlOx/SAM gate dielectric. The AlOx/SAM gate dielectric (5.3 nm) is
very small in thickness and has a large capacitance per unit area, so transistors and
circuits can operate at a low voltage of about 3 V. The OTFT has a channel length of
200 μm and a channel width of 400 μm, Lov = 10 μm.
The energy band diagram of a metal insulator semiconductor (MIS) structure is
given in Figure 1. Maximum valence band energy (EV) and minima of conduction
band energy (EC) of the inorganic semiconductor are substantially similar between
the HOMO and the LUMO of the organic semiconductor. Especially for DNTT,
Figure 1.
Energy band diagram of a metal insulator semiconductor (MIS) structure.
Figure 2.
Schematic cross-sectional diagram of organic TFTs along with the chemical structure of SAM and organic
semiconductor.
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HOMO is approximately 5.19 eV, and LUMO is about 1.81 eV [7, 24]. This
introduces a large enough 3.38 eV HOMO-LUMO energy gap, which is sufficient for
transistor operation.
To start the ATLAS simulation, we defined the physical structure and device
dimensions, including the location of the electrical contacts. Figure 2 shows a cross-
sectional view of the bottom-gate, top-contact DNTT-based OTFT.
2.2 Device physical equation
We can calculate these charge carrier densities by solving basic device equations
simultaneously including Poisson equation [14–22], electron and hole continuity
equation, charge transfer equation, and defect density of states equation. The first
three equations are the default equations that ATLAS uses to find the electrical
behavior of the device.
The Poisson equation determines the electric field intensity in the given device
based on the internal movement of the carriers and the distribution of the fixed
charges given by Eq. (1):
∇:E ¼ div ∇Ψð Þ ¼
ρ x, y
 
∈
(1)
where ∈ is the permittivity of the region and ρ(x,y) is the charge density
given by.
ρ x, y
 
¼ q p x, y
 
 n x, y
 
þND
þ x, y
 
NA
 x, y
  
(2)
where p(x,y) is the hole density, n(x,y) is the electron density, ND
+(x,y) is the
ionization donor density, and NA
 (x,y) is the ionization acceptor density.
To account for the trapped charge, Poisson equations are modified by adding an
additional term QT, representing trapped charge given in (A):
div ε∇Ψð Þ ¼ ρ x, y
 
¼ q n x, y
 
 p x, y
 
ND
þ x, y
 
þNA
 x, y
  
QT
(3)
where QT = q(N
+
tD + N

tA), N
+
tD = density  FtD, and N

tA = density  FtA.
Here, N+tD and N

tA are ionized density of donor-like trap and ionized density of
acceptor-like traps, respectively, and FtD and FtA are probability of ionization of
donor-like traps and acceptor-like traps, respectively.
Due to charge accumulation, a potential is generated, which affects the intensity
of electric field distribution and current. The voltage applied to the gate electrode
generates an electric field that attracts a few or majority carriers. In addition, for
OTFTs, the voltage potential between the source and the drain establishes another
electric field along the channel that drives the charge carriers and produces a
current.
The continuity equation describes the dynamics of charge carrier distribution
over time as given in Eqs. (4) and (5):
∂n
∂t
¼
1
q
∇:Jn þ Gn–Rn (4)
∂p
∂t
¼ 
1
q
∇:Jp þGp–Rp (5)
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In these equations, q is the magnitude of the electronic charge, n is the electron
carrier density, p is the hole carrier density, J is the corresponding current
density, G is the corresponding charge generation rate, and R is the corresponding
charge recombination rate. For organic/metal oxide semiconductor field-effect
transistors (MOSFETs), there is no optical absorption, so the term is simplified
and the properties of the material are described by the minority carrier recombi-
nation lifetime. Since MOSFETs are majority carrier devices, the characteristics
of carrier generation and recombination are relatively unimportant. The physical
properties of organic semiconductors depend on the generation and movement
of polarons [25].
A third important set of equations for describing the device physics for the
charge carrier is given by
Jp ¼ qnμpE qDp∇p (6)
Jn ¼ qnμnEþ qDn∇n (7)
It contains drift and diffusion parts. These equations determine the current
density based on the carrier mobility (μ), the electric field (E), the carrier density
(n, p), and the diffusion coefficient of the carrier (D). Diffusion coefficient opera-
tors are related to Einstein’s mobility relationship:
Dn ¼
kT
q
μn (8)
Dp ¼
kT
q
μp (9)
In summary, the ATLAS software solves Poisson equations, continuity equa-
tions, and current density equations [26, 27] at each node in a two-dimensional grid
for a given device structure simultaneously with itself and is subject to boundary
conditions (including those applied at the contacts). With the help of ATLAS, the
electric field distribution and electron and hole current density are calculated at
each node and terminal current at electrode.
2.3 Density of defect states model
The assumed total density (DOS), g(E), consists of four bands: two tail bands
(analogous to acceptor-like conduction band and donor-like valence band) and two
deep energy bands (one donor-like and the other acceptor-like); they are modeled
using a Gaussian distribution [15–22, 28]:
g Eð Þ ¼ gTA Eð Þ þ gTD Eð Þ þ gGA Eð Þ þ gGD Eð Þ (10)
Here, E is the trap energy, EC is the conduction band energy, EV is the valence
band energy, and the subscripts (T, G, A, D) stand for tail, Gaussian (deep level),
acceptor, and donor states, respectively:
gTA Eð Þ ¼ NTA exp
E Ec
WTA
 
(11)
gTD Eð Þ ¼ NTD exp
Ev  E
WTD
 
(12)
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gGA Eð Þ ¼ NGA exp 
EGA E
WGA
 2" #
(13)
gGD Eð Þ ¼ NGD exp 
E EGD
WGD
 2" #
(14)
For exponential tails, DOS is defined by its conduction and valence band edge
intercept densities (NTA and NTD) and by its characteristic attenuation energy
(WTD and WTA).
For Gaussian distribution, DOS is given by the total state density (NGD and
NGA), its characteristic attenuation energy (WGD and WGA), and its peak energy
distribution (EGD and EGA).
2.4 Trapped carrier density
The ionized densities of donor and acceptor states are given by Eqs. (14)
and (15):
nT ¼ nTD þ nGD (15)
pT ¼ pTA þ pGA (16)
where pTA, pGA, nTD, and nGD are given below
pTA ¼
ðEc
Ev
gTA Eð Þ:f tTA E, n, pð ÞdE (17)
pGA ¼
ðEc
Ev
gGA Eð Þ:f tGA E, n, pð ÞdE (18)
nTD ¼
ðEc
Ev
gTD Eð Þ:f tTD E, n, pð ÞdE (19)
nGD ¼
ðEc
Ev
gGD Eð Þ:f tGD E, n, pð ÞdE (20)
ftGA(E,n,p) and ftTA(E,n,p) are the ionization probabilities for the Gaussian acceptor
and tail DOS, while ftTD(E,n,p) and ftGD(E,n,p) are defined as the probability of
occupation of a trap level at energy E for the Gaussian and tail acceptor, and donor
states in steady state are given by following equations [24–27]:
f tTA E, n, pð Þ ¼
vnSIGTAE:nþ vpSIGTAH:ni exp
EiE
kT
 
vnSIGTAE nþ ni exp
EiE
kT
  
þ vpSIGTAH pþ ni exp
EiE
kT
   (21)
f tGA E, n, pð Þ ¼
vnSIGGAE:nþ vpSIGGAH:ni exp
EiE
kT
 
vnSIGGAE nþ ni exp
EiE
kT
  
þ vpSIGGAH pþ ni exp
EiE
kT
  
(22)
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f tTD E, n, pð Þ ¼
vp SIGTDH:pþ vn SIGTDE:ni exp
EEi
kT
 
vnSIGTDE nþ ni exp
EEi
kT
  
þ vpSIGTDH pþ ni exp
EiE
kT
  
(23)
f tGD E, n, pð Þ ¼
vp SIGGDH:pþ vn SIGGDE:ni exp
EEi
kT
 
vnSIGGDE nþ ni exp
EEi
kT
  
þ vpSIGGDH pþ ni exp
EiE
kT
  
(24)
where vn is the thermal velocity of electron, vp is the thermal velocity of hole,
and ni is intrinsic carrier concentration. SIGGAE and SIGTAE are the electron
capture cross sections subject to the Gaussian states and main tail, respectively.
SIGGAH and SIGTAH are hole trap cross sections of the Gaussian states and accep-
tor tail, respectively. SIGTDE, SIGGDE, SIGTDH, and SIGGDH are the equivalent
for donor states [8].
2.5 Poole-Frenkel mobility model
Firstly, Miller et al. [29] described the rate of monophonic jumps for simulating
hopping in inorganic semiconductors. Later, Vissenberg et al. [30] studied the
dependency related to carrier transport on the energy distribution and the jump
distance in amorphous transistors, which further helps to find the carrier mobility.
The very popular Poole-Frenkel mobility model [31] is given by
μnPF Eð Þ¼μn0 exp 
DELTAEN:PFMOB
kTneff
þ
BETAN  PFMOB
kTneff
 GAMMAN:PFMOB
 ! ffiffiffiffiffiffi
Ej j
p !
(25)
μpPF Eð Þ¼
μp0 exp 
DELTAEP:PFMOB
kTpeff
þ
BETAP  PFMOB
kTpeff
 GAMMAP:PFMOB
 ! ffiffiffiffiffiffi
Ej j
p !
(26)
where μpPF Eð Þ and μnPF Eð Þ are the Poole-Frenkel mobilities for holes and electrons,
respectively; μn0 and μp0 are defined as the zero-field mobilities for electrons and
holes, respectively; and E is the electric field. DELTAEN.PFMOB and DELTAEP.PFMOB
are the activation energy at zero electric field for electrons and holes, respectively.
BETAN.PFMOB is the electron Poole-Frenkel factor, and BETAP.PFMOB is the hole
Poole-Frenkel factor. Tneff is the effective temperature for electrons, and Tpeff is
the effective temperature for holes.
3. Compact modeling, model parameter extraction, and model
verification
The technology and operation of organic thin film transistors (OTFTs) have
various unique features that require a dedicated compact TFT model. The impor-
tant features of OTFT include operation in carrier accumulation mode, exponential
density of states, interface traps and space charge-limited carrier transport,
nonlinear parasitic resistance, source and drain contacts without junction isolation,
dependence of mobility on career concentration, electric field, and temperature.
The universal organic TFT (UOTFT) model [23] is a modeling expression that
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extends the uniform charge control model (UCCM) previously used for a-Si and
poly-Si TFTs [23, 32] to OTFTs and introduces a general expression of modeling for
conductivity of channel of OTFTs [30, 33]. In this way, the UOTFT model is
applicable to various OTFT device architectures, specifications of material, and
manufacturing technologies.
3.1 Model features
UOTFT model depends on a general-purpose compact modeling approach
[23, 32], which provides smooth interpolation of drain currents between linear and
saturated operating regions including channel length modulation effects and also
provides the unified expression of the gate-induced charge in the conductive chan-
nel which is valid in all operating states. This model also gives a unified charge-
based mobility description, drain-source current, and gate-to-source and gate-to-
drain capacitances.
3.2 Model description
The control equation for the UOTFT model for the n-channel OTFT case is
described here. The p-channel condition can be obtained by direct change in volt-
age, charge polarity, and current.
The charge accumulation in channel per unit area at zero-channel potential
(Qacc)o is calculated by the help of the solution of the UCCM equation given by [34].
Q accð Þo ¼ Ci:Vgse (27)
Vgse ¼ VO Tð Þ: ln 1þ
euþ1
1þ k uþ 2ð Þ ln 1þ euþ1ð Þ
 
(28)
u ¼
Vgs  VT Tð Þ
VO Tð Þ
(29)
k xð Þ ¼ 1
84:4839
x2 þ 150:864
(30)
Ci ¼ ∈ 0
EPSI
TINS
(31)
where Ci is the gate insulator capacitance per unit area, Vgse is the effective
intrinsic gate-source voltage, Vgs is the gate-source voltage (intrinsic), VT is the
temperature-dependent threshold voltage parameter, and VO is characteristic volt-
age (temperature-dependent); for carrier density of states including the influence
of interface traps, ∈ 0 is the vacuum permittivity, and EPSI and TINS are model
parameters representing the relative permittivity and thickness of the gate insula-
tor, respectively.
3.3 Effective channel mobility
For accurate modeling of OTFTs, we should consider the characteristic power-law
dependence of mobility on carrier concentration. According to the results of perco-
lation theory [30], effective channel mobility is expressed in the UOTFT model as
μC ¼ MUACC Tð Þ:
Q accð Þ0
Ci:VACC
	 
GAMMA Tð Þ
(32)
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MUACC, VACC, and GAMMA are model parameters. MUACC is a temperature-
related parameter which defines effective channel mobility at the onset of strong
accumulation of channel. This onset point is controlled by model parameter VACC.
The power-law dependence of the mobility on carrier concentration is defined by
the temperature-dependent model parameter GAMMA.
3.4 Intrinsic drain-source current
Drain-source current of intrinsic transistor due to charge carriers accumulated in
the channel is defined by general interpolation expressions [23]:
Iaccds ¼ Gch:Vdse (33)
Vdse ¼
Vds
1þ G:VdsIsat 1þLAMBDA:Vdsð Þ
 MSAT  1MSAT (34)
where Gch is the effective channel conductance in the linear region, Vdse is the
effective intrinsic drain-source voltage, Vds is the intrinsic drain-source voltage,
parameter LAMBDA defines the finite output conductance in the saturation region,
and MSAT is the model parameter that provides a smooth transition between linear
and saturated transistor operation. Isat is the ideal intrinsic drain-source saturation
current, and the effective channel conductance in the linear region Gch is obtained
in the following way:
GCh ¼
Gch0
1þ Gcho:Rds
(35)
Gch0 ¼
Weff
Leff
:μc: Q accð Þ0 (36)
Rds ¼
RDS Tð Þ
1þ
Vgse
VRDS
(37)
where Gch0 is the intrinsic effective conductance of channel in the linear region
and Rds is the nonlinear bias-dependent series resistance for intrinsic channel region
defined by temperature-dependent model parameter RDS and the model parameter
VRDS; on the other hand, Weff and Leff are effective channel widths and length,
respectively.
The drain saturation current Isat is determined by the following formula:
Isat ¼ Gch:Vsat (38)
where Vsat is the saturation voltage obtained as
Vsat ¼
ASAT Tð Þ
Ci
Q accð Þ0
GAMMA Tð Þ þ 2
þ
CiVO Tð Þ
GAMMA Tð Þ þ 1
 
(39)
where ASAT is the temperature-dependent model parameter.
The drain-source leakage current is obtained as
Ileakds ¼
weff
Leff
fIOL Tð Þ: exp NSDL:
Vds
Vth
	 

 1
 
: exp NSGL
Vgs
Vth
	 

þ SIGMAO:Vds (40)
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The IOL is a temperature-dependent leakage saturation current model parame-
ter; NGSL and NDSL are non-ideal factors for gate and drain bias, respectively, and
SIGMAO is a model parameter representing zero-bias drain-source conductivity:
V th¼
kT
q
(41)
where Vth is the thermal voltage at device operating temperature.
The total intrinsic drain-source current is
Ids ¼ I
acc
ds þ I
leak
ds (42)
4. Results and discussion
4.1 Material parameters used for DNTT
The DNTT-based OTFT is designed in a bottom-gate, top-contact configuration.
The designed structure has a channel length of 200 μm and a channel width of
400 μm with Lov = 10 μm as shown in Figure 2. For the simulation of DNTT-based
OTFT structure, the following parameters [24] used are listed in Table 1.
4.2 Comparison of TCAD-based numerical simulation characteristics and
compact model-based simulation characteristics with experimental
characteristics
Figure 3 shows the transfer characteristics obtained for the TCAD-based
numerical simulation, compact model-based simulation of DNTT-based organic
thin film transistor, and the measured characteristic of DNTT-based OTFT [24].
The transfer characteristics are obtained by varying the gate-to-source voltage
(VGS) from 0 to 3 V keeping drain voltage constant at 2 V. There is very good
agreement between TCAD-based numerical simulation, compact model-based sim-
ulation of the transfer characteristics of OTFT, and experimental transfer charac-
teristics of the fabricated device. Figure 4 shows the output characteristics obtained
from the TCAD-based numerical simulation, compact model-based simulation of
DNTT-based organic thin film transistor, and the measured output characteristics
of DNTT-based OTFT [24]. Output characteristics are obtained by varying the
Material simulation parameters Value
DNTT energy band gap (eV) 3.38 eV
Occupied molecular orbital Of DNTT (highest) 5.19 eV
Occupied molecular orbital Of DNTT (lowest) 1.81 eV
Intrinsic p-type doping in DNTT 1016 cm3
Fixed interface charge concentration 5  1016 cm3
Work function of aluminum gate 4.1 eV
Work function of Au contact 5.0 eV
Semiconductor thickness of DNTT 11 nm
Dielectric thickness 5.3 nm
Table 1.
Simulation parameters of material of the OTFT [17].
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drain-to-source voltage (VDS) from 0 to 3 V and keeping the gate-to-source
voltage (VGS) constant at 1.5, 1.8, 2.1, 2.4, 2.7, and 3.0 V. The simulated
output characteristic matched with the experimental output characteristic of the
fabricated device.
4.3 Parameter extraction
Extracted OTFT model parameters for low-voltage DNTT-based OTFT using
UOTFT model is given in Table 2. The extraction process starts with the collection
Figure 3.
Comparisons of transfer characteristics of the measured data, the TCAD-simulated data, and the modeled data.
Figure 4.
Comparisons of output characteristics of the measured data, the TCAD-simulated data, and the modeled data.
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of data for ID-VG and ID-VD characteristic and providing it in UTMOST IV database
in .uds format. Further we performed simulation of ID-VD and ID-VG characteristic
using UOTFT model and optimization of this characteristic using Levenberg–
Marquardt optimization technique with respect to experimental data for extraction
of model parameters.
4.4 Simulation of logic circuit
For UOTFT model validity, simple logic circuit has been implemented and
simulated based on p-type OTFTs only. The schematic in Figure 5 shows the simple
inverter circuit used in the simulation of a load transistor with auxiliary gate voltage
Parameter name Symbol UNIT Typical values
The thickness of gate insulator TINS m 5.3  109
Relative dielectric permittivity of the insulator at gate EPSI — 3.37
Relative dielectric permittivity of the semiconductor EPS — 3.0
Zero-bias threshold voltage VT V 0.884542
Trap density states characteristic voltage VO V 0.0314021
Characteristic effective accumulation channel mobility MUACC cm2/Vs 1.85
Characteristic voltage of the effective mobility VACC V 1.0
Output conductance parameter LAMBDA 1/V 0.0
Knee-shape parameter MSAT — 5.0
Saturation modulation parameter ASAT — 1.52
Leakage saturation current IOL A 1  1010
Contact resistance RS + RD Kilo Ohm 116.892
Table 2.
Model parameters extracted for UOTFT model.
Figure 5.
A circuit diagram of the inverter circuit used for assessing the simulation results.
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(V). The given inverter circuit works like a potential divider between the driver and
the load OTFT. When the input voltage is lower than the threshold voltage (more
positive than VT), the driver OTFT turns off. On the other side, when it is more
than the threshold voltage (more negative than VT), the driver OTFT turns on.
The operation of the inverter also depends on load TFT size relatively with the
driver TFT. To assess whether the simulation correctly reproduces this dependence,
the size of load OTFT and its gate voltage (V) remain at the same value, while the
size and gate voltage of driver OTFT change. Figure 6 shows the voltage transfer
characteristic (VTC) plot of the inverter circuit under consideration for W/L ratio
of 10, 120 1140 of driver TFT. As W/L ratio of the driver OTFT increases, its
impedance decreases, and the transition between high and low states becomes
clearer.
5. Conclusion
We presented a finite element method (FEM)-based device simulation of low-
voltage DNTT-based OTFT by considering field-dependent mobility model and
double-peak Gaussian density of states model using device simulator ATLAS. We
also presented the application of UOTFT model and parameter extraction method
to organic TFTs. We can also conclude that numerical simulations, experiments,
and compact modeling-based simulation characteristics demonstrate the same
behavior as matched in Figure 3 and Figure 4. We simulated an OTFT based on
DNTT and demonstrated the application of the UOTFT model to organic TFTs and
also use experimental data from DNTT-based OTFTs to extract parameters for
Silvaco’s general-purpose organic TFT compact model. The model has been verified
against logic circuit simulation. It has been concluded that UOTFTs provide more
accurate modeling of the simpler parameter extraction methods for various organic
TFTs. The results show that the UOTFT model correctly simulates the behavior of
the devices reported in this study and is expected to be used for more complex
circuits based on organic thin film transistors.
Figure 6.
Voltage transfer characteristics of inverter circuit shown for different W/L ratios of driver OTFT.
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